
VLSI LAB

NAND POST LAYOUT


Name: Aniruddhan.S

Reg No:23BLC1159


Schematic:



Symbol:




Pre Layout Schematic




Schematic:


Transient Response
Tue Sep 30 16:15:50 2025
Name
Vis
/A
:pwr
/B
/Vout
V (V)
W (uW)
time (ns)


Layout:


/Vin/
/Vin/
Vin
Vin
Vin
Vin
A
A
A
A
A
/S/Vin
/S/Vin
Vout
Vout
Vout
Vout
Vout
Vout
B
B
B
B
B
gnd
gnd
gnd
gnd
/gnd/
/gnd/

av _extracted:



Post Layout


Virtuoso (R) Visualization & Analysis XL Table
File Edit View Tools Help
cadence
average(getData(":pwr" ?result "tra...
Expression Value Expression Value
1 average(getData... 1.284E-6 delay(?wf1 v("/A... 64.70E-12
23

Post layout Schematic



Inference: Therefore the pre and post layout implementation of 2 input NAND gate has been done successfully.